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2ABSTRACT
Binary logic has been very well developed and since
there are few practical hardwire circuits for construction
of multiple-valued logic, the binary number systems become
the dominant number systems incalculating machines.
However, men are accustomed to decimal number, if the
binary logic system is used, a conversion from decimal to
binary or vice versa is inevitable. Also, the wiring
connections for such code to code conversion play a
significant part in total system cost. In this thesis, a
practical decimal system calculating machine is built. The
operations are of direct computation based on denary logic
without code-to-code conversion. The philosophy behind each
arithmetic operation is very similar to usual paper-and-
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1CHAPTER1 INTRODUCTON
Multiple-vulued logic has been a subiect of research work
1.2
for nidlly years buL most of the work is of theoretical stud=ies
and has little impact on the already established binary system.
As LSI and VLSI technology are developed rapidly, it becomes
apparent that multi-valued logic offers not only a rlch logic
strucrc but also a considerable potential for applications
2.3
in physical systems
It is natural to assume that 10-valued logic systems
would be the most attractive alternative to binary systems,
since decimal machines would gain rapid acceptance if they could
be produced reliably and inexpensively. The advantage of a denary
system over a binary coded decimal system is its direct com-
putation, i.e. no interface for conversion to decimal number
unlike binary number to decimal or vice verse. Because of this
feature, one can see that the denary system will have less circuit
interconnections and the possibility of reduction of computation
time.
1.1/. Use of magnetic core as multi-bit storage
Square-loop core has been used for years in the computing
system. In last decade, its application has been also extended
4-16
to the multi-level storage, which is affected by changing
the flux level in the hysteresis loop of the core. Magnetic core
material which exhibutes a rectangular hysteresis loop (Fig. 1-1)
F’ig.l-l A rectangular hysteresis loop
has two unique values of flux at zero applied field,
and -r called remanence or residual flux, these are the binary
states of the core.
The flux swing from +5 to -ds in response to an applied
voltage V is related to a volt-time integral. Suppose the core
has a winding of N turns with negligible winding resistance, the
flux is then given by:
(1.1)
Therefore if the input consists of a series of unidirect¬
ional pulses of equal volt-time area, then a fixed number of such
pulses, say N pulses, will be required to drive the core from
negative saturation to positive saturation or by mathematical
expression:
(1.2)
So when this idea was first disclosed by Duffing-Tschermark
5
many researchers and engineers tried to put in it practive. Pittman%
based on this fundamental concept, built a circuit as shown
in fig. (1.2) in which Transistor T is activated by the input
pulses V at a fixed frequency and thus switching the core
from negative saturation to positive saturation. Transistor T,;
i.s used for resetting the flux instantly to negative saturation
from positive saturation. During the resetting, a voltage pulse
is obtained at the output terminal (Fig.1.3). Schaeffer and
Nisbet then developed a magnetic decade counter with that
principle (Fig.1.4), except that the core is energized in one
direction by discharging a counting capacitor and then the
other direction by discharging a reset capacitor. But due to
the time required for recharging the capacitors, there was a
limitation in counting speed. In 1962, Freeman improved the
reliability and operating range of previous magnetic counters
by adding a pulse forming circuit (Fig.1.5), which provides the
required constant volt-second pulse to the counter regardless
of the characteristic of the input pulses. The pulse former
uses a core identical to the counter core.
However, the above mentioned counter have the following
drawbacks: 1). Too many operating windings on the rectangular
hysteresis loop core besides the output winding therefore, not
suitable for production, 2). the long resetting time from one
saturation state to the other during which no data can be
applied and 3). the large induced e.m.f. due to the rapid
change of magnetic flux. In 1971, Ho,' made use of a flip
Fig.1-2 Pittman's time delay circuit
Pig.1-3 Input and output for the circuit of Fig.1-2
(a) input V (b) output Vq
Fig.1-4 Nisbet's decade counter
Fig. 1-5 Freeman's circuit
Fig.1-6 Simplified counter circuit by Ho
Figure (1.7) The magnetic counter
flop incorporated with a centre tapped winding to magnetize
the core (Fig.1.6) such that a stepwise magnetic flux is built
up in one direction after reaching saturation resulting in
the capability of counting up and down and thus an increase of
speed.
Referring to Fig. (1.7), assume that the core is init¬
ially set at the negative saturation and in the quiescent
condition transistor is on while and are off. If
a positive input pulse of V of known volt-tirne integral is
applied, to the base of transistor the diode connected to
the collector of the on transistor will be the first to
conduct while remains non-conducting. A current i will
start to flow through the left winding fh, and the transistor
1, generating a magnetic impulse to magnetize the core to its










When this magnetic impulses ceases, a remanence is obtained
corresponding to that induction level. Further input pulses
applied to the base of 0 will give rise to further continual
current impulses to the transistor Q, thus eventually
driving the core to its positive saturation in equal steps.
The number of pulses that will bring the flux inside the core
from negative saturation to positive saturation is given by
where h- height
a 8 b- inside and outside radii of
the toroid
1- meanlength of the core
r- input pulse duration
A- cross-sectional area of the core
- the magnitude of induction B-field
at-positive saturation
When the flux of the core reaches the positive saturatior.
states, the induced e.m.f. across the winding collapses, a
positive voltage will be transmitted to the base of transistor
Q causing it to conduct and will follow the change into
a state of non-conduction by the flip-flop action. The magnetic
core is now excited with the winding and similar operation
runs until the core is driven once again to its negative
saturation. The total number of pulses required to drive the
the core to run a complete cycle is therefore equal to 2n.
This counter can be used as a multi-bits memory unit
if the number of driving steps per cycle, 2n, is chosen to
be a whole numbers. In the case of decimal number, 2n must
be equal to ten. In other words, a change of magnetic flux
in ten steps is required for going round the B-H loop once.
1.2 Shift registers as ten-bit memory
The above magnetic counter however has some technical
problems concerning the reliability of the multi-level storage,
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when it is used to construct an arithmetic processor by Chin
who found it difficult to control the volt-time integral of
input pulses, and hence the incremental flux change in the B-H
loop as well as the inconsistence of the size of B-H loop of the
cores. To solve this problem, the magnetic core is replaced
18
by a ten-stage closed-loop shift registers. The construction
of the counter is shown in Fig. (1.9). The operating principle
is the same as that used in a magnetic core except no volt-















Figure (1.9) Ten-stage registers counter
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The registers had been used by Lam to develop a
complete arithmetic processor based on scale-of-ten logic.
However, his processor has a lengthy programme for execution
of division, because of the register is shifted in on direction.
The present work is to develop a better decimal logic
arithnutic processor with b i -directiona1 shift registers. The
advantage is quite obvious, since its capability of shifting
left and right is much similiar to our usual pen-and-pencil
manipulation, therefore no need to have complement representation
of negative number and this will be discussed more thoroughly
in the following chapters. For example, the ten-stage flip-
flops are in decimal number 5 (i.e. Q(ff)= 1), so when it
is added by 3,the flip-flops will shift right 3 stages to cause
Q(ffg) on (decimal number 8). On the other hand, when it
is subtracted by 3, the flip-flops will shift left 3 stages
such that the final state is ff (i.e. decimal number 2).
Therefore, the operation is quite straight forward.
Chapter 2 Number systems
2.1 Number system: Whv decimal system
From the very ancient time, men has learnt with their
fingers. Because a man has ten fingers, so it is natural to
count numbers in the base of ten. But since on and off
binary logic entered into the computation field, the decimal
numbers have been coded with binary numbers. In representing a
decimal number, binary system utilizes ten states out of
2 available states and the conversion from decimal to binary
and binary to decimal are performed in the peripherial input-
output equipments. It is a waste of circuitry and awkward. So
it is better if there is a way to manipulate the data in decimal
directly.
Moreover, it is worthy to note that all binary numbers
can be exactly mapped into decimal, given sufficient (finite)
number of digits; but the reverse is not true. The quantity 15,
for example, is a one-digit decimal fraction but an unending
sequence of bits.
A decimal digit can be encoded in several ways, however,
BCD code is perhaps the most common one. Here, the digit is
represented by its integer binary value with 4 bits. Because
4
not all states of 2 are used, BCD code is obviously an inefficient
code. It has been shown that the BCD code is even approximately
20
20% less efficient than the pure binary code. Therefore, one
can imagine that the most efficient number system is the decimal
system which does not require code conversion and hence a result
in reduction of wiring interconnections.
2.2 Fixed point number
The n-element vector
A= (a,, a 0,, a) with 0$ a. R -1
p-1' p- 2'' p- ny j
can represent the unsigned (ie. positive) n-digit fixed point
number in the positional notation with implied bias parameter p:
Where A is an unsigned fraction with p= 0, an unsigned
integer with p= n.
The same vector could represent a signed fixed-point
number in a complement notation. Half of the quantities, with
leading digit value less than R2, could retain the unsigned
interpretation, and be deemed positive, the remainder, obtained
by a negative convention, are considered negative.
2.3 Negative number representation
To represent a negative nimber, it is usual to use a
sign bit to indicate positive or negative, for example, 9999 is
positive but -9999 is negative. But in calculation machine, the
%
sign bit may consume an entire digit. So in usual practice it is
commonly represented by means of complement.
In the case of decimal number, i.e. Radix= 10, if A is a
decimal number, then the 10's complement of A is (A)q= 10- A.
For a n digits decimal nimber X, the 10's complement is expressed
as (X)1Q= 10n- X
and the 9's complement is expressed as
(X)9= 10n- X- 1.
2.4 Floating-point number system
In the early days of automatic computation, only fixed-
point arithmetic was available in hardwire. Calculations were
scaled into the fixed point range with implicit scaling parameters
before computation. The need to deal with numerically disparate
quantities together has led physicists to develop floating-point
number.
A floating-point number is written as a triplet of quantities
with implied radix R and exponent bias e. If let A be a floating
point number with radix 10, then it can be expressed as
where s= 0 if A is positive
= 1 otherwise,
F- mantissa or fraction.
In our experimental processor, the numbers are in normalized
floating point numbers and a normalized number is distinguished
by having a non-zero leading mantissa digit, that is, 0.Infractionl.0
We have assigned four digits for the mantissa part and
one digit for the exponent part. Therefore the range of our
- 9 9
experimental processor is from -0.9999 x 10 to +0.9999 x 10.
2.5 Basic arithmetic operations
There are totally four fundamental arithmetic operations
in our experimental processor. They are addition, subtraction,
multiplication and division. The philosophy behind such operations
are quite similar to paper- and-penci1 method. In order to give
a rough idea about the operations, we would show the operations
in simple steps in the following sections.
2.5.1 Addition
The decimal addition process is that all digits of same
weight are added first (parallel addition) and then the carry
generated is later added to the next higher significant digit.
For example, the addition of two numbers 1234 and 5678 is processed
in the following steps.
Step 1: parallel addition
12 3 4
5 6 7 8
Step 2:
6 8 10 12
addition of carry
6 8 0 2
0 110
6 9 12
In general, addition operation of two multi-digits
numbers A and B is expressed as follows, where
weight10n ion] . 101 10°
A A-
n n -1 • A1 Ao
B B
n' n-1 • B1 Bo
p p,n n -1
P P




Subtraction process in our processor is quite different
from others. Since most operation principle is done by addition
of the complement of the subtrahend to the minuend. In our
21
processor, it is complement the minuend instead.. The subtraction
is performed in the following steps,
step 1: 9's complement of the minuend and added to the
iihtrphpnrl
step 2: readout the result depends on whether a end-around




4 3 2 1
) 1 2 3 4'
9's complement of 5678
t pn?
5 5 5 5





8 7 6 5
J 5 6 7 8
9's complement
13 13 13 13
3 3 3 3
1111
AAA
step 2: 4 4 4 4 carry (negative)
2.5.3 Multiplication
It is similar to other number systems, the partial
products is calculated first and then added together to get
the final product according to the weight of each partial
produc t s.
To multiple
For example, 5678 x 1234= 7006652
step 1: calculate the partial products
5678 x 1= 5678
5678 x 2= 5678+ 5678= 11345
5678 x 3— 5678+ 5678+ 5678= 17034
5678 x 4= 5678+ 5678+ 5678+ 5678= 22712
step 2: shift the partial products one digit to the right











2. 5. 4 Division
Division in our experimental processor is very different
from usual arithmetic calculators and more close to the paper-
and-pencil method. By tria 1- and -error method, the processor
first subtracts the dividend by the divisor by counting down
process instead of addition of its complement. To count down
means the counter is shifted left. The process continues until
underflow occurs and then restore. To illustrate the process,
Let us look at the following example.
Suppose 5678- 1234
5 6 7 8
12 3 4






0 7 4 2
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12 3 4






9 5 0 8
1 2 3 4 restore
0 7 4 2 z e r o test
L01




4 9 5 2 4. 2
etc.
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CHAPTER 3 SYSTEM ORGANIZATION
3.1 Architecture overview
The principle of operation of the processor is to
simulate Ho's magnetic core counter by means of a ten-stage
shift register. The data manipulation and the basic arithmetic
operations are then carried out by suitable peripherals
and control circuitries.
By adopting the sign-and-magnitude of floating-point
number system of radix ten,we employ four digits for the
mantissas or the fraction part, and one digit for the
characteristic or exponent as well as the sign digit and
overflow indication.
Figure 3.1 shows the functional block diagram of the
processor. There are two registers for temporary storage
of the input data which denote as R1 and R2 respectively,
two accumulators one is involved in the arithmetic operations
(ACCA) and other (ACCB) is used to assist ACCA storing data
during multiplication or storing the quotient during division
three auxiliary accumulators (Aux. Acc) for storing the
partial products during multiplication.
The operation principle is that the input data coming
from the input unit are separately stored in Register 1 and
Register 2 temporary. After selecting the required arithmetic
operation,the data in the registers are separately read out






Read-out unit and are trans[erred into the Accumulators, the
Read-out unit ran also convert the data either in norma] or
9'complement form according to the conditions of the operations.
After the numbers have5 been added or subtracted in the
accumulator, the result is then read out and shown on the
displav un1i.
Every arithmetic operation is divided into several
instruction s!«-ps which are stored in the EPROM (Erasable
Programmable Read Out Memory). So that they can be loaded
into the control bus under commands. All operations are
controlled by the monitor Firmware with the help of Status
Control Flags of the processor.
The processor is activated by the Read Pulse Generator
and synchronized by the Marker Pulse. The Pulse Generator
generates ten read-and-restore pulses followed by a Marker
Pulse which indicates the end of read pulses train and








Fimure (3.2 Machine Cycle
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inls ii-read pulses train forms a machine cycle or
one execution step.
3.2 Processor construction
Section 3.1 only gives an outline of the system and
now we are going to describle the function and principle of
operation of each block in the .figure 3.1. The actual
hardware layouts are shown i.n the Appendixes.
3.2.1 Bus structure
A bus is a collection of wires that serves as the
standard communication paths between modules that make up a
system 22
The modules in our experimental processor are:
Accumulators, Registers, Input port and Display unit etc.,
which must be connected together. There are two buses in
our processor: the Data Bus and the Control Bus. The data
bus is the wiring which conveys data from this part to other
parts and is synchronized by the read pulses. Under the
control of the program firmware, we can monitor the flowing
of data. So the control signals from the firmware card
together with the processor status flags form the Control
bus. In other words, according to their different functions,
we can roughly divid the wiring of our processor into two
groups, i.e. data bus and control bus.
3.2.2 Accumulators
The accumulators are basically the registers together
with carry units in which the arithmetic operations are
performed. There are total l.y five accumulators in our
experimental processor; the Accumulator A (ACCA), Accumulator
B (ACCB) and three Auxiliary Accumulators (Aux. Acc). The
construction of all accumulators are quite similar except
accumulator A. The accumulator A is different from the others
is due to the fact that it can shift both right and left.
3.2.2.1 Accumulator A
This accumulator is a four decimal digits elements
which can be used to perform arithmetic operations. Each
digit of the accumulator A is constructed with three universal
shift (i.e. shift left and shift right) registers. Each
register has four binary digits. The connection of these
registers to form a 10-digit counter is given in Appendix A(l.l)
Apart from the counter, a flip-flop is used as temporary
storage element for the carryborrow signal signal between
two consecutive significants digits (see figure 3.3).















T? -i rr nr.Q f R Carry Uni1
There are two kinds of carry signals; direct carry and
indirect carry. The direct carry is the propagation of an
overflow from the lower significant digit decimal counter
into the higher significant digit decimal counter. The
indirect carry is the output from the carry unit. These two
kinds of carry are illustrated in figure 3.4.










b). After entering the indirect carry
0 4
0 0
c). After entering the direct carry
0 5
0 0
Figure (3.4) Carry propagation
Besides the above mentioned carry signals, there is
also a specified carry denoted as end around carry. This
end around carry is generated during subtraction process
and is fed back lo the least significant digit, i.e. from
the most significant stage to the least significant stage
of the counter.
Since the experimental counter can be shifted to left
and right direction. We define the carry signal when the
counter is shifted right from state 9 to state 0 as




Figure (3.5 Carry signal
When the counter is shifted to left from state 0




Figure (3.6) Borrow signal
The end-around-carry that appears during subtraction
process is routed in the same way as the carry signal.
There are direct end around carry and indirect end around
carry. The end around carry is transferred from as shown
in figure 3.7.
Least significant Most significant
cc f LI f O s t; a t e
decimal








1 (Til r O( 9 1 End-around-carry Unit
i
The detail construction of the accumulator A is
sketched in Aunendix A f 1. 2 1.
3 2 9 1 1 Auunmnl q tnr A r» o n r ~1
Since there are two registers in our experimental
processor, we must specify the conditions under which the
data from register 1 and register 2 should be entered into
the accumulator A. The control schematic is shown in figure
n o
The data from either register 1 (Rl) or register 2












Figure (3.8) Accumulator A control
(R2) is controlled by the enable signals so that either one
of them can be propagated into accumulator A. With the help
of status.control flags (discuss later), the accumulator
will perform the operations according to the specified
conditions. The data in the accumulator A can also be read
out by the 10 read-and-restore pulses train. The logic
structure is given in Appendix A (.1.3).
3.2.2.2 Accumulator B
The functions of accumulator B are to assist accumulator
A to perform arithmetic operations. It can be cascaded to
accumulator A to form a 8-digits storage element during
multiplication or to store the quotient during division.
However, accumulator B (ACCB), unlike accumulator A, does
not require shifting to the left direction. Its logic structure
can be made simpler. The storage counter is much the same
as the registers (to be discussed later in Sec. 3.3.3)
except including a carry unit between two consecutive digits.
The hardware layout is drawn in Appendix A(1.4).
3.2.2.2.1 Accumulator B control
The simplified block structure of accumulator B is
p- i ven in f i pu re( 3. 9 1.
read mi! ses
p n 2 h 1 n r. n n t. vol
output, of.
most significantVJ






Figure 13.9) Accumulator B control
The accumulator B is used to cascade the accumulator
A to form a 8 digit product, so it should be able to let the
output of themost significant digit of ACCA to enter into
the ACCB. Also, during division, this accumulator is used
to store the quotient. This is performed by the division
control 1e r
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Fipuire 13.101 Division controlle
We have diseussed in chapter two that if ther is
no carry the quoticnt is inereased by one for every
subtraction of the divisor by the dividend, or otherwise the
quo t i. en t w i 1 1 b e s h i f t e d down on e pos i I; ion. Th e ou t, pu t o f
the most significant dipit ofaccumulator A is used to reset
f he f t ip- f 1 (.i;( see f i gure 3. 10) and the di v is i on c.oti i; inue
command (DC) which comes from the monitor firmware, is; to set
the Nip-flop and shift the shift register to the right so
that the marker pulse of the machine cycle can enter into
the appropriate digits of accumulator B. The whole logic
structure is given in Appendixes A(1.5) and A(1.6).
3.2.2.3 Auxilliry accumulators
In the case of performing multiplication, we require
additional storage elements to store the partial products.
Because the partral products may not only be four digits so
the auxiliary accumulators should have five digits capacity.
The structure of these accumulators are much similar to the
accumulator B except different digits capacity. The block
structure of our three auxiliary accumulators (Aux. Acc)
are shown in figure (3.11) together with the control hardwire
The content of the multiplicant is read out by the
read out unit and then is controlled by the Zero Flags
(discuss later) which test the corresponding digit of the
multiplier whether it is zero or not. Whereas the signals


















Fiaure (3.11) Auxi1larv Accumulators
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partial
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Figure (3.12) Multiplication Controlle:
the read out process of. part ial products t o t h accumulator
A. The multiplication controlled block diagram is shown in
I. i.gure (3.12).
T h e p art 1 a I a del co mm a n d i s g i vet) o u t b y the m o n i. f o r
firmware. Evi.jrv f i mo when a command is applied to the shift
register, the register is shifted left and posttjon So the
content rb:f the auxi 1 larv accumulators can be v ad out by
tiieread pulses m subsequent order. The detail hardwares are
shown in Appendixes A(1.7) and A(1.8).
3.2.3 Registers
Data are necessarily stored in some kind of memory
for readiness for arithmetic operations. The storing elements








Figure (3.13) Decimal ring counter
Initially, the ffQ is set to 1 and other flip-flops
to 0. So when the input pulses activate the counter, the
flip-flops will be shifted to the corresponding position
according to the number of input pulses. For example, assume
a decimal number 5 is to be entered into the counter, then
a 5-pulses trarn will drive the 1 lip-flop 5( f i') will go
high as to indicate a decimal number 5 is entered.
When wc want t.o read out. the content of the counter,
we use a ton teari-and-restore' pulses to drive the counter,
Suppose the content of the register is decimal 5,the counter,
diagram is sir w n in the diagram of figure 3.14.
Ten read-and-
res t ore puises
out p u t
Figure (3.14) Output timing
Alter five pulses have been entered the output will
go high. The read out process will be discussed in detail
i n t h e section 3.3.4.
In order to have a four digits capacity, we have
grouped four such counters connected in parallel together.
There are two such groups and we call them Register 1 (R1)
and Register 2 (R2). They are symbolized as shown in figure 3.15







Figure (3.15) Registers 1 and 2
The construction of these registers is given in
Appendix A (1. 9).
3.9.3.1 Registers control
The register is used to store temporarily the data.
In order to put data in these two registers, a control
circuit is put before the registers. It controls the flow of
data and determines the data flowing either into register 1
or register 2 in accordance with the commands.
The control unit basically consists of three parts:
a shifting control, register 1 control and register 2 control
Its structure is shown in figure 3.17.












c o n t r o 1
s i g n a 1 s
4 4
R2
p ii i p jL 11
h
c o n t r o 1
R9 read out controlLJ
%
Fiaure (3.17) Registers controls
The input data or read pulses are controlled by the
control signals of and R that determine which register
the data should be entered. The control signals can either
open the gate or disable the gate, so that it can supervise
the f 1 ow of dn t.a.
' The shift control is basically a combinational logic
where the data after passing through will be shifted either
right or left to at most 3 digits positions. So it is very
useful when normalizing the data (discuss later). The circuit
wiring of figure 3.17 is shown in Appendixes A(1.10) and
A (1. 11).
3,2.4 Read-out Unit
In order to facilitate the data flow from the registers
to the accumulator or verse vice, there should be a way to
read out the content of the registers or accumulators.
There are two ways to read out the content of the
accumulators or register; normal read out or 9's complement














Figure (3.181 Read out unit
As an example, assume a number '4' is stored in










( comp1 ernen 1 ou tput)
Figure (3.IS) Read out timing
The detail structure of the logic is given in
Appendix A(1.12).
3. 2-4.1 Read out control unit
Since our experimental processor has accumulators
and registers, to read out the content of any counter should
have a way to coordinate. There are two read out units in



















n n 1+- P.
normalcomplement
control
Figure (3.20) Read-out controls
The normalcomplement control is used to select
whether it is normal or 9's complement read out. Register
1, accumulator A and 4 digits of the auxiliary accumulators
are read out via read out unit 1 while the other via unit
2. The hardwire implementation is given in Appendix A(1.13),
3.2.5 Read pulses generator
The process of our experiemntal processor is controlled
and synchronized by clock pulses. It requires a train of ten
read-and-restore pulse to read out and restore decimal numbers





This pulses-train is started by a start-pulse which
is applied to the read pulses generator. Following the
pulse train is a marker pulse which in turn trigger another
pulse called fetch pulse (see figure 3.21). The fetch pulse
will then enter into the monitor firmware to send the control
signals to the control bus. The block structure of the












Figure (3,22) Clock generator
But to perform multiplecation, we require two pulses
trains to synchronize the whole process. The normal read
pulses train is used to read out the content of multiplicant
while another read pulses train having frequency ten times
lower than the normal read pulses is used to read out the
content of the multiplier. The content of the multiplier
will be first examined by the zero flag to determine if
it is zero or not. Then the content of the multiplicand
will be accumulated to the accumulators according to the
value of each digit of the multiplier. The logic circuit
arrangement is shown in Appendix A(1.14).
3.2.6 Monitor firmware
The process of each arithmetic operation is supervised
by the control signals which determine the data-flow and
all necessary operations. These control signals are given
out from the monitor firmware which consists of an EPROM
used for storing the control signals; a program counter and














Figure (3.23) Monitor Firmware
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The control signals are sent to the control bus
according to the execution in the EPROM. There are totally
37 control signals and their functions will be discussed
in chapter 4.
The flowing of the program might be altered by coming
in conditions, .for instance, during multiplication and division
rountines. The program counter can be stopped or reloaded
by some special. requests. However, these special requests
will be describe in next section. The logic construction
of the monitor firmware is sketched in Appendix A(1.15).
3.2,7 Status controls unit
Although the operations of our experimental processor
is fundamentally controlled by the program firmware, the
processor has also its internal status flags. The status
flags together with the control signals of the firmware
monitor the whole process of the processor. The status flags
provide pre-state information for the processor before it
proceeds manipulation. For instance, if the processor receives
a command to perform a subtraction, it will first examine the
sign flags of both subtrahend and minuend so as to determine
whether the process is a subtraction or an addition. In other
words, the conditions of the status flags give advance
informations to the processor so that it can continue the
next steps after examining the status flags. The functions
of the different flags are described in the following sub-
sections.
a). Overflow
Since our processor has only four digits capacity
for fraction part and one digit for exponent part, so when
the fraction is greater than 0.9999, an overflow signal
will be generated at the most significant digit. In case of
subtraction, it will be an end around carry feeding back
to the least significant digit and indicate to the processor
to carry a 9's complement read out from the accumulator.
Moreover, when performing division, the divisor is
equal to zero, the processor should be informed to overflow
and stopped processing in this case. This task is most simply
implemented by hardwired logic as in figure 3.24. Since
the divisor is stored in the register 2, so when all digits
are equal to zero, an overflow will be sent by the AND gate.
1 1 I





Figure (3.24) Overflow test
b). Zero flags
In order to perform multiplication, we should first
calculate the partial products. Therefore, we should examine
each digit of the multiplier and accumulate the multiplicand
to the corresponding auxiliary accumulators according the








Figure (3.25) Zero Flag
c). Normalized Flag
Although the zero Flag is used to test the values
of digits of multiplier, it can also be able in normalizing
the fraction. Because our representation of number is in its
normalized sign-and-magnitude form, so the data entries as
well as the result should be in its true normal form.
Therefore, another function of the zero flag is to give out
information to the processor for it to normalize the number.
There are two possible ways to require normalization.
One case is when the digit capacity of fraction is exceeded,
while the other case happens when there are blanking zeroes
before the most significant digit. We are going to give out
examples for the above cases.








The logic schmetic is sketched in Appendix A(1.16)
d). Repeated Flag
In cases of division and multiplication,sometimes
the processor should be continued to perform the same task
without increment the program counter. So the processor
repeats the same step until the repeat flag is cancelled by
other command.
e). Forward Flag
When the processor is performing shift and repeat
subtraction process during division, a forward request command
will sent to the monitor firmware if the capacity of the
quotient is full or the remainder is equal to zero.
f). Backward Flag
Since the division is performed by trial and error
method, therefore after completed the present digit of the
quotient, a backward request should be given out to force
the program counter back to the starting of the division
routine so that the next significant digit of the quotient
will then start to calculate.
g). Sign Flag
Our number system is adopted sign-and-magnitude
representation, that means every number should has a sign
bit to indicate its status. The sign bits of the input
numbers are stored in the sign flags of keyboard. So this.
sign,, flags provide information to the processor to follow
the command of the control unit. For example, the following
identities are a part of functions of sign flag.
For more details, the circuitry of sign flag is
sketched in Appendix A(1.17).
3.2.8 Exponent unit
So far the functional parts of the fraction have been
described, now the operating principle of the exponent parts
will be discussed.
The exponent part is similar to the fraction part
except that it has only one digit capacity. The exponent
digit also contains a sign indicator but the operations of the
exponent are only subtraction and addition. It has two
registers, and E; one accumulator, a read out unit
together with some control unit to form the exponent unit.
The functions of these unit are playing the role as that of
fraction part.
Besides, there are two important unit which concern
with the fraction part. They are the normalization and
alignment controller and exponent flag unit. The alignment




The detail circuit layout is sketched in Appendix
am i «i
3.2.9 Keyboard and disolav unit
Before the processor can perform operation, there
should have initial data for the operation and selected
operation command. After the end of the operation, the result
should have panel to examine. Our processor contains the
keyboard and display unit which will be used for the above
functions.
If kovhnard unit
Our keyboard contain ten decimal keys from zero tc
nine, four operations selectors, sign key, exponent key,
reset and start keys.
When any 'number' key is touched,the same number of
pulses will generate and by selecting the according control
signals, this data will be stored in the registers. The reset
%
key is used to reset the processor ti its initial state.
The following table lists the function part of the
keyboard.





reset the system to initial state
enable data store in exponent registers
The construction of the keyboard is sketched in
Appendix A(1.19)
2). Display unit
Since our processor requires a panel to monitor the
operations. It can be used during data inputting so that we
can see if the data are correctly keyed in. Moreover, when
the operation is completed, the processor will sent out the
result to the display unit therefore we can know the answer.
Our dispaly unit consists of following indications.
overflow sign fraction sign exponent
The meanings are listed as follows.
overflow- the result is exceeded the capacity of the
processor,i.e. greater than 0.9999 x 10.
sign- to indicate the sign of number
fraction- display the fraction part of the number.
exponent- display the exponent part of the number.
3.3 Summary
In our system design, the most important is the accumulator
A. The most distinguish feature is its shift left-right
capability to ease the operations. The experimental processor
has three additional auxiliary accumulators to store up the
partial products during multiplication.
Although our computational principle is based on denary
logic, the circuit elements are most binary type owing to lack
of denary logic element. So it is very awkful and of course,
the design may be easier if there are more denary logic.
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CHAPTER 4 PROGRAMMING
In the preceding chapters, we have described the
philosophy behind our mathematical operations as well as the
hardwired logic and schematic structures. Now, we want to
discuss the program development in order to complete the
system design.
The software program is stored in the EPROM and loaded
to the control bus after being triggered by the fetch pulse.
4.1 Basic idea
Our arithmetic operations are basically program-control
or in fact the arithmetic operations are sequence of program
steps. Hence, we can describe the programs step by step in
order to follow the data flow.
Each program step is completed in one machine cycle
(i.e. ten read-and-restore pulses, one marker pulse plus
one fetch pulse) which is shown in figure 4.1.
10 read-and-restore pulses trigger
marker pulse
fetch marker
Figure (4.1) One machine cycle
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In each program step, a number of 37 control signals
are latched by the fetch pulse and loaded to the control
bus (cf. figure 3.23). Then a train of ten read-and-restore
pulse is bursted out, which is followed by a marker pulse
to indicate the end of the read cycle.
These control signals are ''enable'' signals which
command the processor to perform its task. There are two
ways to strop the program one is at the end of each ari.thme t is
operation subroutine and the other one is by means of an
overflow signal from the exponent unit. In the former case,
the result will be read out to the display unit from the
corresponding accumulators, whilst the processor is stopped
and the read pulses generator is halted until another
arithmetic operation. But in some cases, for instance, if
the dividend is equal to zero in division, then the processor
will be immediately halted and an overflow indicators (by
LED) will be shown on the display unit.
4.2 Control signals
It was mentioned in 3.3.6 that there are 37 control
signals generated by the monitor firmware. Their functions
are given as follows:
1/. R1 reset
It is a software reset applying to the register 1
during operations.
2/. R1 in
It is one of the control signals to open the gate in
order to let data enter into the register 1.
3. R.-out
In opposite to R-in, it is used to enable the gate
such that the ten read-and-restore pulses can enter into R
r pnl t.i in t h p n n n q f r n n f i j p rpnH mi f
4. Shift-leftShi ft Riaht fRT,
This signal is used to control whether their is a
shift left (active low) or shift right (active high) operation
of the shift control.
5. S-
This signal is applied to the shift contol unit to
shift the incoming data one digit position. It should be
used together with the RL signal.
6. R9 reset
Its function is similar with R reset except it is
used to reset register 2.
7. R-out
Its function is similar to R_.-out.
8. R-in
To open the gate of register 2 in order to let data
in.
9. Overflow Test (OT)
It is an overflow test applying to the dividend before
performing division.
10. ACCA reset
It is a software reset for the accumulator A.
11. ACCA-in
To enable data entering into ACCA.
12. ACCA-out
To enable the ten read-and-restore pulses to read
out non-destructive the content of accumulator A.
13. R 2 A
To control the gate such that the data can be flowed
Tram register 2 (R0) to accumulator A.
14. ACCB-out
It is similar to ACCA-out except it is used for
o ppnmii 1 o t~ r r R
15. Zero Test (ZT)
It is used to test whether the remainder is equal to
r7 o r
16. QE
To begin division subroutine and enable shift left
operation of ACCA.
17. DC
After zero test, if the remainder is not equal to
zero, then it will enable the division process continue and
i umn back to the bevinninp of division routine.
18. PA
It is used to read out the content of partial products
in auxiliary accumulators to the 8-digits of accumulator A
and accumulator B.
19. CE
To enable the carry propagation during operations
20. ME
It is used to indicate the beginning of calculatioi
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of partial products during multiplication in order to enable
two read pulses trains entering into the processor.
21/. ER reset
To reset the registers in exponent unit.
22/. AccE reset
To reset the exponent accumulator.
23/. v reset
To reset the overflow signal of the exponent.
24/. ER1-in
To enable data entering into exponent register 1.
25/. ER1-out
To enable non-destructively read out of exponent
register 1.
26/. ER2-out
It is similar to ER1-ouc except that it is applied
for exponent register 2.
27/. AccE-in
To enable data entering-into exponent accumulator.
28/. AccE-out
To enable non-destructively read out the content of
exponent accumulator.
29/. AE
It is used to enable the output of the content of
data from read out unit of exponent to the alignment controller.
30/. SE
After alignment, the processor should be known how
many digits position should be shifted in order to match
the exponent order. So this signal is used to enable the shift
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information established in the control bus.
31/. TE
During operatin, it will sometimes require to test
if the digit is zero or not. Therefore TE is used to enable
the gate so that data will be entered into the Test Flags
unit:
32/. N.
After testing the digit, NE enable the gate so that
shift informations can be establiched in the control bus.
33/. E-out
It is used to enable the control signal to the exponent
read out unit.
34/. A/S E
It is used to supply information to the flags unit
of exponent such that is carrying addition and subtraction.
35/. A/S F
It is similar to A/S E but for fraction part.
36/. STE
It It is for sign transfer to the output unit.
37/. End
It It has two purposes to indicate it is at the end of




The addition is accomplished by parallel addition
method, i.e. the addition of all digits of the same weight
is performed at the same time and the carrys are then included
in.tbe next higher significant digit.
The subtraction is different from the conventional
method. Here, we apply Ho's complement method21 that is we
take 9's complement of the minuend and add to the subtrahend
if there is no end-around-carry, we take 9's complement of the
result and indicate it with a positive sign, otherwise, a
negative one.
Let two numbers NA, NB be added/subtracted together
to give N. such that
and
where A, By C are fractions and a,b,c are exponents.
At the beginning of the arithmetic operations, the
fractions A and B are stored in the registers R1 and R2
respectively while the exponents a and b are stored in the
exponent registers ER1 and ER2. Besides, the signs of the
input numbers are stored in the corresponding sign units in
the input port.
The program now be developed as follows:
4.3.1.1 Flow charting
The flow chart shown in figure (4.2) is for addition
and subtraction.
NA = A x 10a
NB = B x 10b
NC = C x 10c = NA + NB
No (Check exponents)
Figure (4.2.) Flow chart of AdditionSubtraction
4.3.1.2 Programming steps
The program steps with respect to the control signals
are Listed below;




































































compare the content of exponents a and b
in exponent unit.
after comparsion, the number having greater
exponent is stored in exponent accumulator
and the smaller number is shifted so as to
make the exponents the same. Then the
accumulator A is cleared,
calculate the sum or difference of the





read out the traction to status flags
for normalization and adjust the exponent.
Then disptay the nornal form of fraction
modi. f y the expont1 n t accord.1 ng to the resu 11
of normalization.
output the exponen t to the disp 1 ay un i t;
an d t he n t he p roc ess i s ha .11 ed f or ot her
operations
4.3.1.3 Examule
To demonstrate the flow of data between registers and
ar.r.iimul a t.or s.
At first, assume Na is stored in register 1(R1) and Nb
is stored in register 2 (R2)









































































Table (4.1) Example of subtraction Proces:
In step 8, the content of AccA would be 9's complement
read out to the desplay unit. i.e. 0.7780, and in step 10,
normal read out the exponent, so the final display becomes






It is similar to other number system. To multiplicate
two numbers Na and Nb, the partial products are first calculated
first and then added together to get the final product according
to the weight of each partial products. The exponents a and b
are summed. Therefore the product of Na and Nb becomes
Nc= Na x Nb
Where the sum of a+ b must be less than 9 otherwise
overflow is generated.
The sign of the product (A x B) is determined by Exclusive
OR of sign A and sign B, i.e. sign of Nc= (sign A© sign B)
4. j. 2.1. Flow Charting
The flow chart shown in figure (4.3.) is for multiplication
Start





















Figure (4.3.) Flow chart of multiplication
4.3.2.2. Programming: Steps
The program steps with respect to the control signals
are listed below:

























































calculate the partial products and stored
in cascaded accumulators A and B and auxiliary
accumulators (Accl32,3)
move the partial products to the cascaded
accumulators with the help of multiplication
controller.
sum up the exponents a and b and store it
in exponent accumulator to clear the registers
output the product from the AccB to the display
unit after normalization,
modify the exponent.
output the exponent to the display unit.
4.3.2.3 Example




then Nc= Na x Nb
= 0.1592 x 102 (for 4 significant digits)
Step
M111 t. i n 1 i r.nnri Multiolier A ii v Aux. Aux. Product

























































































Table (4.2) Example of multiplication routine
The parallel partial product calculations are performed
in Step 1. The processor uses two clock trains for this purpose
and the whole calculation occupies 100 normal machine cycles.
In step 2, the processor requires 40 machine cycles for moving
partial products to cascaded accumulator.
4.3.3. Division
Division is basically a trial-and error method, the
processor first subtracts the dividend by the divisor by
counting down process until underflow occurs and then restore.
The exponents are then subtracted:
Let divident Na
c i v i sor Nh
then quotient Nc
%
The sign of the quotient (A+ B) is determined by exclusive
OR of sign A and sign B. i.e.
si cm No= (sipn Na© si an Nb)
4. 1 V1 nw p.hnrt.i n p
The flow chart for division is shown in fig. (4.4.)
Start
Subtract the dividend














Fig. (4.4.) Flow chart of Division rountine,
d U 9 Prnarsmmi nc cr-f--nc:
The program steps with respect to the control signals
are listed below;










Rl-in, SI, RL, AccA out, AccA reset, ER-reset






R2-out, R2-reset, R2A, Acce reset, El-in, AccE out,






RL, SI, R2-in, AccA reset, AccA out, v reset

























































1- 2 shift the dividend 1 digit position to the
right and subtract the exponents. Because if
we do not shift the most significant digit
one position down, then in shift-and--restore
process-, this digit will be lost.
3- 4* shift the divisor 1 digit position to the
right and read out the exponent accumulator
to exponent register 1 for normalization
preparations.
5/. transfer the content fo register 1(R1) to
accumulator A(AccA) to prepare division.
6/. a) repeat the subtraction unt:_l underf low occurs.
b) restore and zei.-o test.
c-d) shift and Jump back to step a if the
capacity of quotient is not exceeded by
the division controller.
7/, normalize the quotient and display it or the
display unit.
8/. modify the exponent.
9/. read-out the exponent.
4.3.3.4 Example





= 0.1230 x 10 4
= 0.5670 x 10 2
= Na + Nb
= 0.2160 x 10 2
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Dividend Divisor Remainder ExponentQuotientStep
R1 ER1 R2 AccB AccA AccELER2
1 0000 56704 2 0000 1230 4
2 0123 0 5670 0 0000 0000 2
3 0123 2 0000 0 0000 5670 0
4 012 3 2 0567 0 0000 0000 2
5 0000 2 0567 0 0000 0123 2
6 0000 2 0567 0 0216 5280 2
7 0000 2 0567 0 0216 5280 2
8 0000 2 0567 0 0216 5280 2
9 0000 2 0567 0 0216 5280 2
Table (4.3.) Example of division routine.
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CHAPTER 5 CONCLUSION
Although binary logic has been well developed
nowadays, we find that there is another way to do arithmetic
operation by means of denary logic which can do away the
process of conversion of one base to another as a 'must'
in the binary logic. Because of the absence of base conversion
as well as minimization of interconnection wiring, there
is possibility of reduction of hardwares.
The construction philosophy of our experimental.
processor is similar to microprocessor. It has five
accumulators of different functions. The accumulator A (ACCA)
is for general process, accumulator B (ACCB) is used to store
the quotient or cascade to ACCA to form a u1-digits accumulator
and three 5-digits auxiliary accumulators are used to store
the partial products. The other storage elements include
two data registers, R1 and R2as well as exponent registers
and accumulator.
Other than these counting elements, the system also
has a keyboard, display unit, control status flags, read
pulses generator and monitor firmware.
The arithmetic operations are simpler than that by
the binary logic. In addition operation, the method is
based on the same idea as the paper- and-pencil manipulation
of decimal number, i.e. first calculate the sum digit by
digit and then add up the carry. In subtraction process,
70
we use the addition method by adding the 9's complement of
the minuend to the subtrahend. In multiplication, the
partial products are calculated first and then added up
according to the weight of the digits. Lastly, in division
process, it is an iterative trail-and-error subtraction,
but the subtraction process in this case is a count down
process rather than the addition of 9's complement. Moreover,
we have employed the hardwire logic to check the zero of
divisor as well as the remainder. These speed up the process
of division and provide a overflow detection.
Every step of processing is completed within ten
clocks period and each operation roughly requires ten steps,
hence the total time is 100 clock cycles which is incomparable
to the binary system. The most time consuming is in the read
and restore and normalization p-L•ocess. Therefore, there
might be other method which could be avoided these time
consuming process in order to speed up the process,for
example, parallel load might be a solution.
Other than the timing problem, because there are
many outputs which go to a common input point, so in our
system, we use control gates to select the require data.
It is a very wasteful of circuitry and hardwares. The best
way is to use tri-state buffer so that they can 'wire-oR'
together without wasting the 'AND' gates.
The hardware of the processor is TTL (transistor-
transistor logic) series and its power consumption is quite
high. However, the power can be reduced if using CMOS devices.
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The present experimental only demonstrates the feasibility
of using tenary logic instead of the binary. Also, the
physical size of the system may be greatly reduced when it
is fabricated into a single chip by VLSI technology.
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Appendices
Circuit layaouts lor system organizaion1/2
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Three 74LS194 are cascaded to form a ten-stage lefl
and right shift ring counter. The 74LS123 of monostable
vibrator is used to give output pulse when the input is
changed from low to high (going edge detector). The ring
rriuntpr i c; f i rst rpcipf tpii to '1000000000' hv kevboard.
si cr n n f imp t i ro r
sn,s
n
This terminals are used to control right an
left shift as well as parallel load data
%
(refer to 74LS series data book).
This terminal is used to input data or read
pulses.
This output terminal is given out an pulse







Four right and left shift ring counters are formed
four digits of accumulator A. The 74LS76 is the indirect
carry storing unit and will proprgated to the following













The f our input t:erm i na 1 s ar• e used for the
accumulator A.
The output terminals which are for the
accumulator A.
This terminal is used to control the propagation
of end around carry.
This terminal is a software reset for the ACCA.
This terminal is used to reset the counter to
'1000000000' state and clear the carry units.
The marker pulse is used to show the end of
read pulses train.
This terminal is used to control carry
propagation.
This signal is used to show the read cycle
stage.
This signal is used to control the end-around
carry to clear the unit in order to prepare
for the next operation.
When the signal go high, it is indicated to
carry division operation such that S will go
high and Sq will go low by the flip-flop.
P4
Therefore, left shift operation can be performed.
This output signal will be propagated to the
accumulator under multiplication operation.


















The eight data buses from the read out unit are




There are two signals which control the
data flowing from register 2 to accumulator A.
They come from monitor firmware (M.F.) and
exponent flag.
This signal is used to control the read pulses





This terminal is used for read pulses 1.
These signals are the data coming from read
out unit.
The data which go into accumulator A.
Three such lines are used to control data
going into ACCA: monitor firmware, exponent
flag and FF.(Q) from zero flag.
A(1.4) Accumulator B
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The functional blocks of accumulator B are similar
to that of accumulator A except that there is no end around
carry unit and the accumulator can be shifted in one direction
only.
'The function of the control signals are exactly
same meaning as accumulator A. The P4 is propagated from
accumulator A in order to form a 8-digit product. The other
function of ACCA4 is the direct carry. The accumulator B
can also be used to store the quotient.
A(1.5) Division controller
A(1.6) ACCB control
The 74LS96 is a 5 bit shift register and the













This terminal is used to reset the register
to '10000' state and also clear the flip-flop.
This signal is used to continue division
routine and shift the register.
The output terminal of the accumulator A
is used to indicate if there is carry or not.
The quotient data are propagated to the
accumulator B.
This signal is used to indicate division being
carry out.
This signal is used to control the Backward
request.
After the end of the division routine, if the
capacity of the quotient is not full, it will
force the program counter backward to the
beginning of the division routine.
Under the trail and error of division, if the
remainder is still larger than the divisor,
then it will stop the program counter to
advance.
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The construction of auxiliary accumulator is
similar to accumulator B. The functions of the control




This signal is propagated from the output of
the flip-flop of zero test flag.
This terminal is coming from the multiplication
controller and is used to control the read





















This terminal is used to reset the register
to '10000' state.
This signal is used to control the marker
pulse which function as a clock signal to the
shift register.
During partial product addition, these signals
are used to control the read out process of
partial product in auxiliary accumulators.
This output signal goes to the monitor firmware
to cause the program counter go ahead.






Two 74LS96 5 bit shift registers are used to
cascade to form a ten-stage closed loop ring counter. The






This terminal is used to reset the register
to the state '100000000'.
This input terminal is used to shift the
register by the input pulses.
This signal is generated whenever the ff
is changed from low to high (going edge).
A(1.10)Shiftunit











This terminal is used to control (:he shift
left (active low) and shift right (active
high) of the incoming data.
This terminal is used to keep the data remain
unshift.
This terminal is used to indicate to shift
one digit position.
This terminal is used to indicate to shift
two digit position.
This terminal is used to indicate to shift
three digits position.
These are the input data from the read out
unit.
These are the shifted data
A (.1. 11) Rogisters con t roi
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The register control consists of two units: register 1
control and register 2 control. The register-in is controlled
by three sources keyboard, exponent flag and monitor
firmware. The register-out is controlled by the exponent
flags and monitor firmware.
signals functions
1/p1- 1/P4 These are the input data From keyboard.




This is the ten read-and-restore pulses.
RP2 This is the read pulse which frequency is ten
times less than read pulses 1. This is
generated during multiplication to calculate
partial products.













The read out unit consists of two flip-flop. The










This data is coming from the registers and
accumulators through the read-out control unit
This is the read pulses coming from the read
pulses generator.
This is the marker pulse 1 to reset the
flip-flop after read pulses train.
This is used to reset the flip-flop.
This terminal is used to control whether it
is normal (active low) or 9's complement
(active high) read out.
The data pulses which is generated by the
%
read out unit.
A(1.13) Raead-out control unit
92
The output pulses from registerl, accumulator A
and least significant four digits of auxiliary accumulators
(D1 to D4') while the other via unit 2 (D5' to D8') of
read out unit.
signals functions
ACCA-out This terminal is used to control the data
output from the accumulator A.
ACCB-out This terminal is used to control the data
output from the accumulator B.
Aux.-out This terminal is used to control the data
output from the auxiliary accumulators.
RE Since when the registers and accumulators
are resetted, a output pulse will be generated
So this signal ensure the read out process.
ME, PA Since during multiplication, it is used to
compensate when RE is inhibited.
A(1.14)Readpulsegenerator
Three 74LS96 are cascaded so that the clock can
shift the register to give the pulses. The 74LS76 is a












When the'=' of the keyboard is pushed, it
will cause to parallel load data into output
of the shift registers to begin shift.
This is the exponent overflow to stop the
process.
this signal will go high when the divisor
is equal to zero.
This is the read pulses train 1.
This is the read pulses train 2.
This is to enable the read pulses 2 generate
during multiplication.
This is the fetch pulse which fetch control
signals from the monitor firmware.
At the end of operation, a END signal will




The control signals are stored in the 2716 EPROM.
Two 74LS191 form the program counter. Each byte of the
instruction is fetched from the EPROM and stored in the
first group of latches. Then at the falling edge of the
fatch pulse (FP), all instruction bytes will be transferred







These signals are generated from division
controller to force the program counter jump
backward and forward.
THis signal is generated by the division
controller to stop the program counter.






























































































Low represent positive sign of the number while
high represent negative sign of the number.
For read out process, high represent complement read out






This signal is came from exponent flag-
such that to control the output of sign
of result() and read out of the
result.







The zero test is done by the 74LS279 SR flip-flop,
it will go high whenever it is received any input pulses.
signals functions
TE





This signal control whether the test should
be carried.
These are the data come from the read-out.
unit to be tested.
This comes from the division controller to
normalize the quotient.
This control signal is used to perform the
norria.lization process.
These are the output signals to control the




The functional blocks of exponent part are similar to the
fraction part. It includes two one-digit size registers, one
accumulator and a read-out as well as a status sign flag unit
The alignment controller is used to align two unmatch order






It is used to compare the exponent parts of
two numbers, so it can do the alignment
process.
It is used to control the alignment process.
It is used to allow the shift controls (Sq-S3)
loading to the control bus.
A(1.19)
Keyboard
The keyboard contains ten numerical keys, four
operations keys, sign keys, exponent selector. The keys
are debounced by the 7414 Schnitt trigger. The 74LS279






These terminals control whether register 1
or register 2 is selected.
This is the input data to the registers.
This terminal is the input data for the
exponent registers.
The sign of the unnormalized result is stored
to sign flag(a) before normalization.
After normalization, the exponent of the
result will be modified according to the value




The 74LS47 is the BCD to seven segment decoder,
74LS90 is the decade counter. At the end of operations,
the result(pulses) will drive the 74LS90 for display purpose.
functionssignals
These signals are controlled by the keyboardNA, NB
such that to control display of register 1
or register 2.
This is to allow result display out.0/p E
The overflow will light on when the resultoverflow
o/p clear
is greater than 0.9999 x 10 9
to wait for the result display.
This is to clear the output display such that
107
Appendix 2 Rom code for operations in 2716
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